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Power Factor Correction (PFC) "fiyboost" cell, with a
transformer having primary winding connected to input
power and secondary winding connected to output rectifier,
which has both functions of a fiyback transformer and boost
inductor. Combining the fiyboost cell with DC/DC conversion cells, forms a single-stage PFC converters. Both cells
share one main switch and one controller. Letting the
fiyboost cell operate at Discontinuous Conduction Mode,
requires a simple control for high power factor. Through
fiyboost cell, part of output power is processed once by main
switch, and is referred to as direct power transfer (DP1),
which will significantly improve efficiency. The fiyboost cell
will automatically limit the DC bus voltage through fiyboost
transformer turn ratio. The converters are suitable for universal voltage applications.
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AC/DC SWITCH MODE POWER SUPPLY
WITH POWER FACTOR CORRECTION
USING DIRECT ENERGY TRANSFER
CONCEPT

According to the invention, there is a power factor correction alternating current to direct current (AC/DC) converter comprising: a power factor correction cell having two
AC input terminals, a transformer, a switch and two DC
output terminals; a DC-DC converter cell having two DC
input terminals, inductor, transformer, switch and DC output
terminals; a duty cycle controller having an output voltage
sense and pulse width modulation cell; and, means for
transferring a portion of the power from said PFC cell
directly to its output.
Other features, objects and advantages of the invention
will become apparent from the following detailed description when read in connection with the accompanying drawings.

5

This application claims the benefit of the priority of U.S.
Provisional Application Ser. No. 60/308,772 filed Jul. 30,
2001.
FIELD OF THE INVENTION

10

The invention relates to single stage power factor correction (PFC) converters and in particular, the invention relates
to a single stage PFC converter, in which some energy is
transferred directly from the rectifier output to the converter
15
output.
BACKGROUND AND PRIOR ART
There are a number of standards which specify the
requirement of the line current harmonics of electronic
equipment. In order to meet those standards, the active
power factor correction circuit is demanded.
The typical prior art approaches for meeting these harmonic standards are set forth in the patent literature as
follows:
U.S. Pat. No. 5,434,767 to Batarseh, et al.; U.S. Pat. No.
5,636,106 to Batarseh, et al.; U.S. Pat. No. 5,844,787 to
Fraidlin, et al.; U.S. Pat. No. 6,266,256 to Lehnert, et al.;
and, U.S. Pat. No. 6,044,002 to Van Der Wal, et al. are each
without an additional winding connected to the rectified
input side and not arranged to transfer to the output directly
during the time when the line voltage exceeds a preset value.
Also of background interest are: U.S. Pat. No. 5,508,903
to Alexandrov, et al.; U.S. Pat. No. 5,903,446 to Huillet, et
al.; and, U.S. Pat. No. 6,097,614 to Jain, et al. although each
of the three is to a DC/DC converter (not for a PFC AC/DC
converter); and, finally U.S. Pat. No. 6,046,914 to Lauter
uses an additional winding connected with the boost inductor as a voltage feedback sensor to alleviate the voltage
across the bulk capacitor.
It appears from the prior art teachings known to the
inventors that the present approach for meeting the standard
requirements of the line current in low cost and low power
applications is the common scheme of a single stage power
factor correction circuit. The typical characteristics of such
single stage PFC schemes include:
1) Combining a power factor correction (PFC) cell with
an isolated DC/DC conversion cell; and,
2) Two PFC cells share one main power switch and one
simple controller.
The typical prior schemes suffer from high direct current
(DC) bus voltage stress, low efficiency and/or high output
ripple, since all energy is firstly transferred from line source
to DC bus storage capacitors by PFC cell, and then transferred to the load by a direct current to direct current
(DC/DC) conversion cell.
SUMMARY OF THE INVENTION
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BRIEF DESCRIPTION OF DRAWINGS
Details of the invention, and of preferred embodiments
thereof, will be further understood upon reference to the
drawings, wherein:
FIG. 1 shows the Prior art.
FIG. 2 shows a Flyboost cell.
FIG. 3a is the diagram of the combination of fiyboost cell
with fiyback DC/DC conversion cell.
FIG. 3b is the diagram of an alternative combination of
fiyboost cell with forward DC/DC conversion cell.
FIG. 3c is the diagram of the combination of fiyboost cell
with series/parallel forward DC/DC conversion cell.
FIG. 3d is the diagram of the combination of fiyboost cell
with series/parallel fiyback DC/DC conversion cell.
FIG. 3e is the diagram of the combination of fiyboost cell
with half bridge DC/DC conversion cell.
FIG. 3/ is the diagram of the combination of fiyboost cell
with two-switch fiyback DC/DC conversion cell.
FIG. 3g is the diagram of the combination of fiyboost cell
with two switch forward DC/DC conversion cell.
FIG. 4a shows the operation mode of the fiyboost cell
under different input voltage.
FIG. 4b shows the typical waveforms when fiyboost is at
fiyback mode.
FIG. 4c shows the typical waveforms when fiyboost is at
boost mode.
FIG. 5 shows measured power factor vs. line voltage.
FIG. 6 shows measured efficiency vs. line voltage.
FIG. 7 shows measured storage capacitor voltage (Vs) vs.
line voltage.
FIG. 8 shows line voltage and line current at line voltage
of approximately 230 VAC.
FIG. 9 shows line voltage and line current at line voltage
of approximately 110 VAC.
FIG. 10 shows line voltage and line current at line voltage
of approximately 90 VAC.
DESCRIPTION OF THE PREFERRED
EMBODIMENT

Before explaining the disclosed embodiment of the
60
It is the object of this invention to provide an improved
present invention in detail, it is to be understood that the
single stage PFC scheme.
invention is not limited in its application to the details of the
particular arrangement shown since the invention is capable
It is a further object of this invention to provide an
of other embodiments. Also, the terminology used herein is
improved single stage PFC scheme with higher efficiency.
It is another object of this invention to provide an 65 for the purpose of description and not of limitation.
improved single stage PFC scheme with active DC bus
In this invention, a new Power Factor Correction (PFC)
cell, to be called "fiyboost" cell, is used instead of, i.e.,
voltage control.
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replaces, the boost cell in a conventional PFC scheme. The
letting the boost cell run at DCM, the current in boost
fiyboost cell includes a transformer having a primary windinductor 7 is charged from approximately 0 during switch
ing connected to the input power and a secondary winding
ON interval, and discharged to approximately 0 during
connected to output rectifier, so it has both functions of the
switch OFF interval. A very good power factor (higher than
well known fiyback transformer and boost inductor. By 5 0.97) is automatically achieved since the value of the
average current is almost proportional to the instantaneous
combining the fiyboost cell and any family of other DC/DC
input voltage, if the duty cycle is constant. The DCM boost
conversion cell, one can obtain a new family of single-stage
PFC converters. Both PFC and DC/DC cells can share one
cell as currently used in active power factor corrector
main switch and one controller.
circuitry is characterized by inductor 7, no longer required
According to instantaneous input voltage, the fiyboost cell 10 by this invention.
In the practice of the invention, the fiyboost PFC cell
will operate under two different modes: the boost mode for
works also at DCM. The charging operation of the fiyboost
high instantaneous voltage; and, the fiyback mode for low
cell is exactly same as the boost PFC cell. But the discharginstantaneous voltage. While operating in the fiyback mode,
ing operation of fiyboost cell is different from the conventhe fiyboost cell will directly transfer input power from the
rectifier stage to the load. In the boost mode, it will transfer 15 tional boost cell. The current in the fiyboost transformer 114
will be charged from approximately 0 and discharged to
input power to the DC bus storage capacitors in the DC/DC
conversion stage.
approximately 0 in one switching cycle. The average current
is also proportional to the instantaneous input voltage at
By letting it operate at Discontinuous Conduction Mode
constant duty cycle resulting in a good power factor. But
(DCM), only a simple control will be required to achieve a
very high power factor (greater than 0.98). By using fiyboost 20 there are two discharging paths, which will bring minimization of the output voltage ripple and other unique propcell, a portion of input power is processed only once by the
erties of this invention which becomes apparent upon further
main switch. This feature will significantly improve the
reading of this application.
efficiency. Another important characteristic of the fiyboost
cell is that it will automatically limit the DC bus voltage
By combining the fiyboost PFC cell with the popular
through the fiyboost transformer by a properly designed turn 25 DC/DC converter cell, a family of single stage power factor
ratio, which means that the DC/DC cell can operate either in
correction converters is achieved. Some practical examples
the DCM or in the Continuous Conduction Mode (CCM)
are shown in FIGS. 3a-3g. The fiyboost PFC cell transfers
while still keeping simple control circuitry. Under CCM, the
some energy to output directly as well as transferring energy
current stresses on power components will be reduced,
to the storage capacitor concurrent with the DC/DC conresulting in improved efficiency. Conventional schemes can- 30 verter cell transferring the required energy from storage
capacitor to the output. Both cells share one main switch and
not let the DC/DC cell operate under CCM, because of high
bus voltage problems and increased failure of its compoone controller. The controller monitors the output voltage
nents. As a result, the proposed converters are especially
and keeps it constant by adjusting the duty cycle of main
suitable for universal voltage applications.
switch.
35
In FIG. 3a, fiyboost cell is integrated with fiyback DC/DC
As earlier noted, FIG. 1 is a schematic diagram which
cell. The fiyboost cell includes: input voltage terminal 200
represents the prior art embodiments. It combines one boost
and 202, input rectifier 204, 206, 208 and 210, transformer
cell with one forward DC/DC conversion cell. Both cells
212, diodes 214 and 216, DC bus storage capacitor 220, the
share one switch. Boost cell includes input terminals 1 and
2, rectifiers 3, 4, 5 and 6, inductor 7, diodes 8 and 9, switch 40 main switch 218, output ground 234 and output diode 232.
The fiyback conversion cell consists of output terminals 228
10 and bus capacitor 11. The DC/DC conversion cell conand 230, bus capacitor 220, switch 218, transformer 222,
sists of transformer 12, output diodes 13 and 14, inductor 15,
output diode 226, and output capacitor 224. The output
capacitors 11 and 16, switch 10, output terminals 17 and 18,
ground 234 is connected with 236 and output terminal 230.
and output ground 20 connected with terminal 18. Both cells
share the switch 10 and bus capacitor 11.
In FIG. 3b, fiyboost cell is integrated with forward
45
DC/DC cell. The fiyboost cell includes: input voltage terRefer now to FIG. 2. which is the schematic diagram of
minal 302 and 304, input rectifier 306, 308, 310, and 312,
a Flyboost PFC cell. It includes input terminals 102 and 104,
transformer 314, diodes 318 and 320, DC bus storage
input rectifiers 106, 108, 110 and 112, transformer 114,
capacitor 322, the main switch 321, output ground 340 and
diodes 124 and 118, DC bus storage capacitor 130, the main
switch 116, output terminals 126 and 128, and bus voltage 50 output diode 316. The forward conversion cell consists of
output terminals 334 and 336, bus capacitor 322, switch 321,
terminals 120 and 122. In this fiyboost cell shown in FIG. 2,
transformer 324, output diode 326 and 330, output inductor
a fiyback/boost transformer 114 is connected to the output of
328 and output capacitor 332. The output ground 338 is
the full bridge rectifier which rectifies the line voltage to
connected with 340 and output terminal 336.
pulsed DC voltage. The primary winding of Flyback/boost
transformer is also connected to a main switch 116 and to 55
In FIG. 3c, fiyboost cell is integrated with parallel/series
storage capacitor 130 through diode 118. The secondary
forward DC/DC cell. The fiyboost cell includes: input voltwinding of fiyback/boost transformer fiyback/boost transage terminal 402 and 404, input rectifier 406, 408, 410, and
former 114 is connected to the outputs 126 and 128 through
412, transformer 436, DC bus storage capacitors 414 and
diode 124. When switch 116 is ON, the current in primary
420, the main switch 416, output ground 444, and diodes
winding of fiyback/boost transformer 114 increases linearly 60 438 and 418. The parallel/series forward conversion cell
from approximately 0 and energy is stored in the winding of
consists of output terminals 440 and 442, bus capacitors 414
fiyback/boost transformer 114. When the switch 116 is OFF,
and 420, switch 416, output diode 428 and 430, transformer
the energy in the winding of fiyback/boost transformer
426, primary diodes 418, 422, and 424, output inductor 434
discharges through diode 118 to storage capacitor 130 or
and output capacitor 432. The output ground 446 is conthrough diode 124 to output terminals 126 and 128.
65 nected with 444 and output terminal 442.
The Discontinuous Conduction Mode (DCM) level operaIn FIG. 3d, fiyboost cell is integrated with parallel/series
tion of a conventional boost PFC cell is well known. By
fiyback DC/DC cell. The fiyboost cell includes: input volt-
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age terminal 502 and 504, input rectifier 506, 508, 510, and
512, transformer 514, DC bus storage capacitors 518 and
528, the main switch 520, output ground 542, and diodes
524 and 516. The parallel/series fiyback conversion cell
consists of output terminals 536 and 538, bus capacitors 518
and 528, switch 520, output diode 532, transformer 530,
primary diodes 522, 524, and 526, and output capacitor 534.
The output ground 540 is connected with 542 and output
terminal 538.
In FIG. 3e, fiyboost cell is integrated with half bridge
DC/DC cell. The fiyboost cell includes: input voltage terminal 602 and 604, input rectifier 606, 608, 610, and 612,
transformer 614, DC bus storage capacitors 618 and 620,
main switch 614, output ground 622, and diodes 608, 612
and 616. The half bridge conversion cell consists of output
terminals 636 and 634, bus capacitors 618 and 620, transformer 616, switches 610 and 614, output diodes 624 and
626, primary diode 612, output inductor 628 and output
capacitor 630. The output ground 632 is connected with 622
and output terminal 636.
In FIG. 3/, fiyboost cell is integrated with two switches
fiyback DC/DC cell. The fiyboost cell includes: input voltage terminal 702 and 704, input rectifier 706, 708, 710, and
712, transformer 714, DC bus storage capacitor 722, main
switch 720, output ground 734, and diodes 736 and 716. The
two switches conversion cell consists of output terminals
730 and 732, bus capacitor 722, transformer 724, switches
718 and 720, output diode 726, and output capacitor 728.
The output ground 738 is connected with 734 and output
terminal 732.
In FIG. 3g, fiyboost cell is integrated with two switches
forward DC/DC cell. The fiyboost cell includes: input voltage terminal 802 and 804, input rectifier 806, 808, 810, and
812, transformer 814, DC bus storage capacitor 820, main
switch 822, output ground 840, and diodes 818, and 816.
The two switches forward conversion cell consists of output
terminals 836 and 838, bus capacitor 820, transformer 826,
switches 824 and 822, output diodes 828 and 830, output
inductor 832 and output capacitor 834. The output ground
842 is connected with 840 and output terminal 838.
According to the discharge path, the operation of fiyboost
PFC cell is divided into two modes: fiyback mode; and,
boost mode, as shown in FIG. 4a. It also corresponds to
different input voltage. When input voltage is low, the
fiyboost cell works at fiyback mode and the energy is
discharged to output directly, just like fiyback converter;
when input voltage is high, the fiyboost cell will work at
boost mode and energy will be discharged to storage
capacitor, just like the operation of the boost converter.
Refer again to FIG. 3c where the converter consists of the
fiyboost cell with parallel/series forward converter cell. The
operation modes and important waveforms of the instant
converter are shown in FIGS. 4b and 4c.
When the line voltage is low, i.e., rectifier instantaneous
input voltage (IVin(t)I) plus output voltage (Vo) divided by
turn ratio of fiyboot transformer (nl) less than two times DC
bus capacitor voltage (Yes), the fiyboost PFC cell works as
fiyback transformer. During the switch on period, the current
in fiyboost transformer will increase linearly and the energy
is stored in the winding as magnetizing energy. During the
switch off period, the stored magnetizing energy will be
transferred to the load. Meanwhile, the parallel/series forward cell will deliver some power to load also in order to
keep the total power of PFC cell and forward cell in one
switching cycle equal to the output power, which will
minimize the output voltage ripple. Operation waveform
during this mode is shown in FIG. 4b.

In FIGS. 4b and 4c, Sis the switch drive signal to switch
416, i 1 is the current through fiyboost transformer 436, iD 1
is the current through diode 438, iD 3 is the current through
diodes 422 and 424, iLO is the current through inductor 434,
and VDs is the voltage across the switch 416.
Period 1 (t -t 1 ): the main switch 416 is turned on at t the
line voltage is applied to the fiyboost transformer 436. The
current in the primary winding of the fiyboost transformer,
i1 in FIG. 4b, will increase linearly with the energy stored in
the fiyboost transformer and the voltage across storage
capacitors is applied to forward transformer 426 which will
cause the current in output filter (iL in FIG. 4b) to linearly
mcrease.
Period 2 (tct 2 ): the main switch is turned off at t 1 , the
fiyboost transformer discharges through its secondary winding and delivers stored magnetizing energy to the load. The
current in the fiyboost transformer secondary winding (im)
decreases linearly as does the current in output filter (iL
The forward transformer 426 will demagnetize through the
storage capacitors.
At t2 , all magnetizing energy in the fiyboost transformer
is transferred to the load, the current in the fiyboost transformer secondary winding (im) reaches zero and the block
diode 438 will prevent the current from going to negative.
And the current in output filter (iL continues to decrease
until it reaches zero at t3 . The switch is turned on at t4 and
a new cycle will begin.
Boost mode (FIG. 4c): when line voltage is higher than 2
times Yes minus Vo divided by nl, the fiyboost power factor
correction cell works as boost inductor. During the switch on
period, the current in fiyboost transformer will increase
linearly, then decrease and transfer power to storage capacitors during the switch off period. The parallel/series forward
cell will deliver all required power to the load to minimize
the output voltage ripple.
Period 1 (t -t 1 ): the main switch is turned on at t the line
voltage is applied to fiyboost transformer. The current in the
primary winding of fiyboost transformer, i1 in FIG. 4c, will
increase linearly. And the voltage across storage capacitors
is applied to forward transformer 426, which will cause the
current in output filter (iL in FIG. 4c) to linearly increase.
Period 2 (tct 2 ): the main switch is turned off at t 1 , the
current in the fiyboost (i1 ) will decrease linearly and discharge energy to storage capacitors. And the current in
output filter (iL will linearly decrease also. The forward
transformer 426 will demagnetize through two storage
capacitors.
At t2 , the current in the fiyboost (i1 ) reaches zero. And the
current in output filter (iL continues to decrease until it
reaches zero at t3 . The switch is turned on at t4 and a new
cycle will begin.
By designing the turn ratio of fiyboost transformer 114,
the DC bus voltage across bus capacitor 130 in FIG. 2 is
controlled. When the DC bus voltage is too high, more
energy will be discharged to output through fiyback mode.
When the DC bus voltage is too low, more energy will be
transferred to storage capacitor through boost mode. So the
fiyboost cell can automatically control the DC bus voltage.
It makes the invention suitable for universal line voltage
application. Since the load change will not affect the DC bus
voltage, the invention can let the DC/DC converter cell at
continuous conduction mode (CCM). At CCM, the current
stress in power components is low, and efficiency is
improved.
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Experimental Results
An experimental unit is described hereafter to fully illustrate the invention. The prototype was built according to
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schematic diagram shown in FIG. 3c, where there is comas a boosting device in a boost mode as a function of
bined a fiyboost PFC cell and a parallel/series forward cell.
the magnitude of the input voltage to the power factor
The design specifications were:
correction cell whereby the converter has an improved
power factor correction.
Minimum line voltage: approximately 85VAC
5
2. The power factor correction AC/DC converter accordMaximum line voltage: approximately 265VAC
ing to claim 1 wherein said power factor correction cell has
Nominal line voltage: approximately llOVAC
two discharging paths, a first discharging path to a DC bus
Output voltage: approximately 28VDC
storage capacitor and a second discharging path to the
Output power rating: approximately lSOW
Power factor is a very important parameter for PFC 10 output.
3. The power factor correction AC/DC converter accordcircuit. It shows the harmonic distortion content and phase
ing to claim 1 wherein said power factor correction cell
displacement in the line current. Power factor should be
transfers a portion of its power directly to said DC output
close to about 1 for a good result. HP 684 lA harmonic/
terminals.
flicker test system can directly display the testing result. All
4. The power factor correction AC/DC converter accordfollowing data are read from that equipment.
15
ing to claim 1 wherein said the DC/DC converter cell has
FIGS. 5-10 show the prototype developed experimental
results and measured waveforms, respectively. Refer to FIG.
means providing for operation at both discontinuous con5, which data shows the measured power factor vs. line
duction mode (DCM) or continuous conduction mode
voltage, with all results higher than 0.97, which means that
(CCM) without voltage trouble at a selected load condition.
it meets the standard requirement; FIG. 6 shows measured 20
5. The power factor correction AC/DC converter accordefficiency vs. line voltage, which are always higher than
ing to claim 1 wherein said DC/DC converter cell is a
approximately 80%; while for conventional single stage
fiyback DC/DC converter cell.
PFC schemes, it is very difficult to achieve this high value;
6. The power factor correction AC/DC converter accordFIG. 7 shows measured storage capacitor voltage (Vs) vs.
ing to claim 1 wherein said DC/DC converter cell is a
line voltage, the maximum voltage is about 260V, resulting 25
forward DC/DC converter cell.
in about 520V bus voltage, comparing to around 700V bus
7. The power factor correction AC/DC converter accordvoltage in other single stage PFC scheme; FIG. 8 shows line
ing to claim 1 wherein said DC/DC converter cell is a
voltage and line current where the line voltage is about 230
parallel/series forward DC/DC converter cell.
VAC; FIG. 9 shows line voltage and line current where the
8. The power factor correction AC/DC converter accordline voltage is approximately 110 VAC; and, FIG. 10 shows 30
ing to claim 1 wherein said DC/DC converter cell is a
line voltage and line current where the line voltage is
parallel/series fiyback DC/DC converter cell.
approximately 90 VAC. All those current waveforms are
9. The power factor correction AC/DC converter accordclose to sinusoidal waveform, resulting in high power factor.
ing to claim 1 wherein said DC/DC converter cell is a half
Based on those experimental results, the invention provides better power factor, higher efficiency, and lower bus 35 bridge DC/DC converter cell.
10. The power factor correction AC/DC converter accordvoltage. All those improvement are very important for single
ing to claim 1 wherein said DC/DC converter cell is a two
stage PFC scheme. The inventive approach is better than
other known single stage PFC schemes.
switches fiyback DC/DC converter cell.
In summary of the internal action of the inventive cell, the
11. The power factor correction AC/DC converter accordpower transferred by fiyback mode is directly delivered to 40 ing to claim 1 wherein said DC/DC converter cell is a two
output while the power transferred by boost mode is stored
switches forward DC/DC converter cell.
in storage capacitor and then delivered to output. So the
12. A power factor correction AC/DC converter comprispower transferred by fiyback mode is processed by main
ing:
switch only once while the power transferred by the known
i. a power factor correction cell having a fiyboost transboost mode is processed by the main switch twice. Some 45
former and a plurality of discharge paths; and,
power will be lost during each power process. Since some
ii.
means for automatically controlling distributed power
power is transferred directly by fiyback mode, the efficiency
through
the different discharging paths thereby limiting
is improved compared to prior schemes.
DC bus voltage, by operating the fiyboost transformer
While the invention has been described, disclosed, illusas a fiyback transformer in a fiyback mode and as a
trated and shown in various terms of certain embodiments or 50
boosting device in a boost mode, depending upon input
modifications which it has presumed in practice, the scope
voltage to the power factor correction cell.
of the invention is not intended to be, nor should it be
13. A method for improving an alternating current to
deemed to be, limited thereby and such other modifications
direct current (AC/DC) mode power supply with power
or embodiments as may be suggested by the teachings herein
are particularly reserved especially as they fall within the 55 factor correction (PFC) comprising the steps of:
(i) inputting voltage to a power factor correction cell
breadth and scope of the claims here appended.
(PFC) having a fiyboost transformer and a DC output;
We claim:
and
1. A power factor correction (PFC) alternating current to
direct current (AC/DC) converter comprising:
(ii) operating the fiyboost transformer as a fiyback trans(a) a power factor correction cell having an AC input, a 60
former in a fiyback mode and as a boosting device in a
switch, a DC output and a fiyboost transformer having
boost mode, depending upon a function of the magnia plurality of windings;
tude of the input voltage to the power factor correction
cell.
(b) a Direct current to direct current (DC/DC) converter
14. The method of claim 13, further providing the step of:
cell having both DC input terminals and DC output
65
terminals; and,
providing a first discharging path from the power factor
(c) means for operating the power factor correction cell
correction cell (PFC) to a DC bus storage capacitor;
(PFC) as a fiyback transformer in a fiyback mode and
and
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providing a second discharging path to the DC output of
transferring a portion of power from the power correction
the power factor correction cell (PFC).
cell (PFC) directly to said DC output terminals.
15. The method of claim 13, further comprising the step
17. The method of claim 15, further comprising the step
of:
of:
combining the fiyboost transformer with a DC/DC con- 5
operating the DC/DC conversion cell at a discontinuous
version cell having both DC input terminals and DC
conduction mode (DCM) and at a continuous conduction mode (CCM) without voltage trouble at a selected
output terminals, in order to share a single switch and
a single controller.
load.
16. The method of claim 15, further comprising the step
of:
* * * * *

